MAP electronics Cocerto-B Dokumentacja

Przeglądaj online lub pobierz Dokumentacja dla Nawigatory MAP electronics Cocerto-B. MAP electronics Cocerto-B Specifications Instrukcja obsługi

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 20
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 0
F28M35H20B1, F28M35H20C1, F28M35H22B1,
F28M35H22C1, F28M35H32B1, F28M35H32C1,
F28M35H50B1, F28M35H50C1, F28M35H52B1,
F28M35H52C1 Concerto MCU
Silicon Errata
Literature Number: SPRZ357B
August 2011 Revised January 2012
Przeglądanie stron 0
1 2 3 4 5 6 ... 19 20

Podsumowanie treści

Strona 1 - Silicon Errata

F28M35H20B1, F28M35H20C1, F28M35H22B1,F28M35H22C1, F28M35H32B1, F28M35H32C1,F28M35H50B1, F28M35H50C1, F28M35H52B1,F28M35H52C1 Concerto MCUSilicon Erra

Strona 2

Known Design Marginality/Exceptions to Functional Specificationswww.ti.comAdvisory Control Subsystem: Reset Value (/8) of CCLKCTL.CLKDIV Bit Field Vio

Strona 3 - Contents

www.ti.comKnown Design Marginality/Exceptions to Functional SpecificationsAdvisory Master Subsystem: MNMIFLG.NMIINT Bit Will Not be Set in Some Cases

Strona 4

Known Design Marginality/Exceptions to Functional Specificationswww.ti.comAdvisory Master Subsystem Boot ROM: NMI Handler Can Return Before Clearing A

Strona 5

www.ti.comKnown Design Marginality/Exceptions to Functional SpecificationsAdvisory GPIO: GPIOs on Port C Do Not Toggle Correctly When Using the GPCTOG

Strona 6 - 3 Device Markings

Known Design Marginality/Exceptions to Functional Specificationswww.ti.comAdvisory Read of Clock Control Registers on C28x Memory Map is EALLOW-Protec

Strona 7 - Table 2. Advisory List

www.ti.comKnown Design Marginality/Exceptions to Functional SpecificationsAdvisory Flash ECC: When Program/Data Cache is Enabled, ECC Errors are Captu

Strona 8

Known Design Marginality/Exceptions to Functional Specificationswww.ti.comAdvisory VREG: VREG 'Warn Lo/High' Feature Does Not Work as Intend

Strona 9

www.ti.comKnown Design Marginality/Exceptions to Functional SpecificationsAdvisory RAM Controller: Cortex™-M3 Accesses to Shared RAM (Cx and Sx) and t

Strona 10 - Revision(s) Affected 0

Documentation Supportwww.ti.com5 Documentation SupportFor device-specific data sheets and related documentation, visit the TI web site at: http://www.

Strona 11 - Submit Documentation Feedback

www.ti.comRevision History6 Revision HistoryThis revision history highlights the technical changes made to the SPRZ357A errata document to make itan S

Strona 12

2SPRZ357B–August 2011–Revised January 2012Submit Documentation FeedbackCopyright © 2011–2012, Texas Instruments Incorporated

Strona 13

IMPORTANT NOTICETexas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improveme

Strona 14

Contents1 Introduction ... 52 Dev

Strona 15

www.ti.comList of Figures1 Example of Device Markings ... 6

Strona 16

Silicon ErrataSPRZ357B–August 2011– Revised January 2012F28M35x Concerto MCU Silicon Errata1 IntroductionThis document describes the silicon updates t

Strona 17

x 980YMLLLLSYMLLLLS$$980G4Lot Trace Code2-Digit Year/Month CodeAssembly LotAssembly Site CodeWafer Fab Code as applicableTI EIA CodeGreen (Low H

Strona 18 - 5 Documentation Support

www.ti.comKnown Design Marginality/Exceptions to Functional Specifications4 Known Design Marginality/Exceptions to Functional SpecificationsTable 2. A

Strona 19 - 6 Revision History

Known Design Marginality/Exceptions to Functional Specificationswww.ti.comAdvisory Debug: Global Run of Cortex™-M3 and TMS320C28x™ is not OperationalR

Strona 20 - IMPORTANT NOTICE

www.ti.comKnown Design Marginality/Exceptions to Functional SpecificationsAdvisory NMI: Writing a " 0" to Any of the CNMIFRC/MNMIFRC Registe

Komentarze do niniejszej Instrukcji

Brak uwag